This web page may contain errors. Please do NOT trust the following list, although the maintainer has tried his best to correct the mistakes. If you find an error, please contact the maintainer via email at “contact [at] ishikawa.cc”.

The Development of a Bubble Memory Controller for Low-Cost File Use

Authors: Yuzo Kita, Noboru Yamaguchi, Mamoru Sugie, Shigeru Yoshizawa

An NMOS Microcomputer Peripheral Interface Unit Incorporating an Analog-to-Digital Converter

Authors: Tsuneo Funabashi, Katsuaki Takagi, Toshiro Tsukada, Hideo Nakamura, Michio Hara

A Symmetric Cosine Transform

Author: Hideo Kitajima

A Dynamically Microprogammable Computer with Low-Level Parallelism

Authors: Hiroshi Hagiwara, Shinji Tomita, Shigeru Oyanagi, Kiyoshi Shibayama

An Approach to Gate Assignment and Module Placement for Printed Wiring Boards

Authors: Ikuo Nishioka, Takuji Kurimoto, Seiji Yamamoto, Toru Chiba, Isao Shirakawa, Hiroshi Ozaki

This list is based on the data extracted from dblp: IEEE Transactions Computers

Asymptotic performance of block quantizers with difference distortion measures

Authors: Yoshio Yamada, Saburo Tazaki, Robert M. Gray

A novel approach to soft decision decoding of threshold decodable codes (Corresp.)

Authors: Hatsukazu Tanaka, Kazuo Furusawa, Seiko Kaneku

Block codes capable of correcting both additive and timing errors

Authors: Ikuo Iizuka, Masao Kasahara, Toshihiko Namekawa

Certain generalizations of concatenated codes-Exponential error bounds and decoding complexity

Authors: Shigeichi Hirasawa, Masao Kasahara, Yasuo Sugiyama, Toshihiko Namekawa

Superimposed concatenated codes (Corresp.)

Authors: Yasuo Sugiyama, Masao Kasahara, Shigeichi Hirasawa, Toshihiko Namekawa

This list is based on the data extracted from dblp: IEEE Transactions Information Theory